

Ministry of Higher Education and Scientific Research - Iraq Al-Nahrain University College of Science Computer Science Department



## MODULE DESCRIPTOR FORM

## نموذج وصف المادة الدراسية

Module Information معلومات المادة الدر اسية							
Module Title	DIGITAL LOC	DIGITAL LOGIC			Module Delivery		
Module Type	Core				☐ ☐ Theory		
Module Code	Сомр1204						
ECTS Credits	5						
SWL (hr/sem)	m) 125				□Seminar		
Module Level		1	Semester of Delivery		2		
Administering D	epartment	Computer Science	<b>College</b> Science				
Module Leader	Mohammed Sa	hib Mahdi	e-mail	Mohammed.sahibmahdi@nahrainuniv.edu.ic		<u>@nahrainuniv.edu.iq</u>	
Module Leader's Acad. Title		Professor	Module Leader's Qualification		Ph.D.		
Module Tutor None		e-mail None					
Peer Reviewer Name		Prof. Dr. AbdulKareem Merhej	e-mail <u>abdulkareemmerhij@</u>		eemmerhij@nal	hrainuniv.edu.iq	
Review Committee Approval		15/5/2023	Version Number 1.0		1.0		

Relation With Other Modules العلاقة مع المواد الدر اسية الأخرى				
Prerequisite module	None	Semester		
Co-requisites module	None	Semester		

Module Aims, Learning Outcomes and Indicative Contents أهداف المادة الدر اسية ونتائج التعلم والمحتويات الإرشادية					
Module Aims أهداف المادة الدر اسبة	<ol> <li>The student learns to build logical circuits.</li> <li>The student learns to deal with current, voltage and digital signals</li> <li>The student learns the components and functioning of digital storage units</li> <li>The student learns the work of registration in computers</li> <li>The student learns how to transmit a digital signal between computer components</li> <li>The student learns the components of digital memory and data preservation</li> </ol>				
Module Learning Outcomes مخرجات التعلم للمادة الدر اسية	<ol> <li>Define the problem (input and output), write its functions.</li> <li>Minimize function using any type of minimizing methods (Boolean algebra, Karnaugh map or Tabulation method).</li> <li>Implement functions using digital circuit (combination or sequential).</li> <li>Have knowledge in analyzing and designing procedures of combinational and sequential circuits.</li> <li>Have knowledge in analyzing and designing circuits with flip-flops, counters and registers.</li> <li>Work effectively with groups.</li> </ol>				
Indicative Contents المحتويات الإرشادية	Indicative content includes the following: This module introduces the student to understand the digital circuits. [25 hrs] Digital circuits design in computers. [25 hrs] Other topics include: logic circuits, flip flop, registers, RAM. [25 hrs] Some common application circuits of digital RAM types are demonstrated. [25 hrs]				

Learning and Teaching Strategies استر اتيجيات التعلم والتعليم				
Strategies	The length of the semester is 16 weeks, including the exam, and there will be approximately 10 <sup>Y</sup> hours dedicated to teaching the student the theoretical and practical foundations of the subject of the course, including the theoretical subject, which will take a period of 45 lecture hours (three hours per week) and a practical subject of 30 hours during the course (two hours per week). Two hours are devoted to the mid-term exam, three hours for short exams that extend from the middle to the end of the course, then 20 hours for seminars, homework and the like.			

tudent Workload (SWL) الحمل الدراسي للطالب				
Structured SWL (h/sem)         63         Structured SWL (h/w)         4.2           الحمل الدر اسي المنتظم للطالب أسبو عيا         الحمل الدر اسي المنتظم للطالب خلال الفصل         4.2				
Unstructured SWL (h/sem) الحمل الدراسي غير المنتظم للطالب خلال الفصل	62	Unstructured SWL (h/w) الحمل الدر اسي غير المنتظم للطالب أسبو عيا	4.13	
Total SWL (h/sem) الحمل الدر اسي الكلي للطالب خلال الفصل	125 الحمل الدراس			

Module Evaluation تقييم المادة الدر اسية						
	Time/Nu mberWeight (Marks)Week DueRelevant Learning Outcome					
	Quizzes	2	10% (10)	5, 10	LO #1	
Formative	Assignments	2	10% (10)	2, 12	LO # 2, and 3	
assessment	Projects / Lab.	1	10% (10)	Continuous		
	Report	1	10% (10)	13	LO # 4, and 5	
Summative	Midterm Exam	2 hr	10% (10)	7	LO # 6	
assessment	Final Exam	3hr	50% (50)	16	All	
Total assessm	ient		100% (100 Marks)			

Delivery Plan (Weekly Syllabus) المنهاج الاسبوعي النظري			
	Material Covered		
Week 1	Week 1         Introduction to Digital Logic Design.		
Week 2	Week 2         Logic Gates and Boolean Algebra: Basic Definition, Boolean Functions.		

Week 3	Standard Forms: Minterm and Maxterm, Simplification and Boolean Functions.
Week 4	Logic Operations: NAND, NOR, and Exclusive OR, Integrated Circuits.
Week 5	Gate Level Minimization: The Map Method, Two, Three, and Four variable Map.
Week 6	Product of Sums Simplification, Don't Care Conditions, NAND and NOR Implementation.
Week 7	The Tabulation Method, Simplification of Boolean Functions Using Tabulation Method.
Week 8	Analysis and Synthesis of Combinational Circuits: Combinational Circuits, Analysis and Design Procedure.
Week 9	Binary Adders and Subtractor, Decoders and Multiplexers.
Week 10	Analysis and Synthesis of Sequential Circuits: Sequential Circuits, Latches, Flip-Flops: RS, JK, and D.
Week 11	Analysis of Clocked Sequential Circuits, Design Procedure.
Week 12	Registers and Counters: Registers, Shift Registers, Synchronous Counters, Ripple Counters.
Week 13	Sequential Circuits with programmable Logic Devices: Random Access Memory, Memory Decoding.
Week 14	Read Only Memory, Programmable Logic Array.
Week 15	Preparatory Week
Week 16	Final Exam

Delivery Plan (Weekly Lab. Syllabus) المنهاج الاسبوعي للمختبر				
	Material Covered			
Week 1	Lab 1: Digital Logic Signals.			
Week 2	Lab 2: Logic Gates.			
Week 3	Lab 3: Logic Operations.			
Week 4	Lab 4: Binary Adders and Subtractor.			
Week 5	Lab 5: Binary Decoders and Multiplexers.			
Week 6	Lab 6: Flip Flop and RS Circuits.			
Week 7	Lab 7: Clocked Sequential Circuits.			
Week 8	Lab 8: Registers and Counters: Registers.			
Week 9	Lab 9: Registers and Counters: Shift Registers, Synchronous Counters.			
Week 10	Lab 10: Registers and Counters: Ripple Counters.			
Week 11	Lab 11: Random Access Memory,			
Week 12	Lab 12: Memory Decoding.			

Week 13	Lab 13: Sequential Circuits with programmable Logic Devices
Week 14	Lab 14: Read Only Memory
Week 15	Lab 15: Programmable Logic Array.

Learning and Teaching Resources مصادر التعلم والتدريس				
	Text	Available in the Library?		
Required Texts	Morris Mano, Charles R. Kime, "Logic and Computer Design Fundamentals", Pearson Prentice Hall,2004.	Yes		
Recommended Texts	John F. Wakerly "Digital Design:Principles and Practices Package" 4 <sup>th</sup> edition, Prentice-Hall, 2007.	Yes		
Websites	https://sc.nahrainuniv.edu.iq/computers/comp_102.pdf			

## **APPENDIX:**

GRADING SCHEME مخطط الدر جات						
Group	Grade	التقدير	Marks (%)	Definition		
	A - Excellent	امتياز	90 - 100	Outstanding Performance		
Success Group	<b>B</b> - Very Good	جيد جدا	80 - 89	Above average with some errors		
	C - Good	جيد	جيد 70 - 79 Sound work with notable errors			
(30 - 100)	<b>D</b> - Satisfactory	متوسط	60 - 69	Fair but with major shortcomings		
	E - Sufficient	مقبول	50 - 59	Work meets minimum criteria		
Fail Group	FX – Fail	مقبول بقرار	(45-49)	More work required but credit awarded		
(0-49)	<b>F</b> – Fail	راسب	(0-44)	Considerable amount of work required		
Note:						

NB Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.



ملاحظة: هذا النموذج تم وضعه وتقديمه من قبل مديرية ضمان الجودة في وزارة التعليم العالي والبحث العلمي